Abslme-Powerlground noise excited in a plane cavity can be coupled to neighboring plane cavity through a cutout Tbe coupled noise is substantial at the cavity resonance. "his paper addrewes tbe reduction method of tbe coupled noise through a cutout based on simulation and measurement We demonstrated that the coupled noise can be suppressed by placing ports (devices) at the proper locations or designing the size of the plane cavity carefully. 
I.

INTRODUCnON
The development of semiconductor device technology brings faster operating speed, higher average currents, and lower supply voltage. As a result, the design of low impedance and low noise power/ground distribution networks for highspeed packages and printed circuit boards (PCBs) has become a major challenge due to significant powerlground switching noise [I] . The simultaneous switching noise ( S S N ) significantly degrades the signal integrity of high speed devices or systems. The SSN excited in the power/ground planes causes the powedground voltage level at a position in a plane cavity to fluctuate, propagates to other positions by electromagnetic wave propagation in the plane cavity and is also coupled to neighboring plane cavities through cutouts or through other interconnection structures, including the powedground via The authors have proposed the analytical model of the SSN coupling between power/ground plane cavities through cutout in multi-layer P a s and verified it by experiment [2], [3] . According to the analysis, substantial SSN coupling occurs between plane cavities, through a cutout, at resonant fkequencies of plane cavities.
In this paper, we proposed a reduction method of SSN coupling between plane cavities through a cutout. hoper positioning of the cutout and the devices at each plane cavity achieves significant noise suppression at certain resonant frequencies. Alternatively, the SSN can be reduced when the 6equency components of the SSN generating chip has no correlation with the resonant fkequencies of the plane cavity determined by a cavity size and dielectric material. We used a four-layer and two-cavity power/ground structure on a PCB for 'Mihai Dragos Rotaru, and *Mahadevan K Iyer * Institute ofhilicroelectronics, 11 Science Park Road, Singapore Science Park 11, Singapore
117685.
the analysis and measurement to demonstrate the SSN suppression effect. The coupled noise suppression effect is demonstrated in terms of the transfer impedance at the resonant fkequencies, and the time-domain SSN waveforms by changing the locations of the noise source and the noise receiver, and changing switching fkequency of the SSN generating chip. The suggested noise suppression method can be usefully adopted in high-performance package and PCB design.
U. REDUCTION OF CAVITY-TO-CAVITY SSN COUPLING THROUGH A PLANE CUTOUT
A. Frequency Domain Analysis
To suppress the coupled SSN through a cutout, we adopted port optimization method introduced by Lei [4] . The suppression effect of the optimal positioning method was demonstrated by simulation using an analytical model [3] . To -verify the method by experiment, test vehicles as shown in Fig.  1 were fabricated. The chips 1 and 2 in Fig. 1 correspond to the ports 1 and 2 in the test vehicles, respectively. The port locations are the same as those shown in Fig. 2 . The cutout locates at x = 27.5 mm, and y = 20 mm with a 0.5 mm x 10 mm size. Fig. 3 shows the measured transfer impedance for the sample shown in Fig.  2 (a). All the modal impedances except the odd-numbered n can be seen. In Fig. 4 , the dotted line represents the measured transfer impedance for the sample of Fig. 2 (h) and the solid line is for the sample of Fig. 2(c) . The measurements show the same trend as the simulation results in [3] , which demonstrates that the optimal positioning method suppresses the coupled noise between the plane cavities through the cutout. Measurement confirmed that all the modal impedances for oddnumbered m or n'are suppressed by repositioning chip 1 to the center of the plane and that the even-numbered modal impedances are suppressed further hy the positioning of chip 2. We conclude that the noise coupling between plane cavities through the cutout can be reasonably suppressed by simply placing the chips and the cutouts at proper locations.
B. Time Domain Analysis
For the time domain evaluation of the optimal positioning method, we conducted transient simulation using measured Sparameters. Consider the test vehicles shown in Fig. I and assume that chip 1 has a 1 A current source. The current source has a 0.65 ns period with rise and fall times of 75 ps, and switches for two clock cycles as shown in Fig. 5 . Then, the current source generates switching noise in the lowest plane cavity I and the noise is coupled into the neighboring plane cavity II through the cutout. The coupled noise can affect the signal integrity of chip 2 as well as the signal integrity of chip 1. Fig. 6(a) shows the time domain coupled noise waveform when chip 1 is located at x = 2.5 mm, y = 2.5 mm and chip 2 is at x = 35 mm, y = 20 mm as shown in Fig. 2(a) with the source current as defmed in Fig. 5 . The coupled noise waveform was obtained using Agilent A D S from the convolution of the input signal and the impulse response of the two-port network. The impulse response was generated f o m the inverse Fourier transform of the measured S-parameters of the test sample. As can be seen from Fig. 6(a) , the maximum coupled noise for the two switching cycles is +200 mV. Noise voltage fluctuation lasts for more than 5 ns due to the high quality factor of the cavity structure, even after the current source has stopped the switching. Because of this long-lasting noise fluctuation, the coupled noise can be accumulated every time the current switches, which means that higher coupled noise is expected for more switching cycles. Moreover, the coupled noise is compounded by the increased magnitude of the switching current Therefore the coupled noise through the cutout cannot be ignored, hearing in mind the tendency for rapidly increasing currents and reduced noise margins. To confirm the suppression effect of the coupled noise through the cutout by repositioning chips 1 and 2, time domain transient coupled noise response for the case of Fig. 2(c) has been simulated and the reduced coupled noise is shown in Fig.  6(b) . As predicted in the frequency domain simulation and measurement, the optimal positioning method is effective when applied in time domain analysis. The maximum coupled noise for the two switching cycles is *40 mV for the case of Fig. 2(c) , which is only 20% of that in the case of Fig. 2(a) .
111.
FREQUENCY ON COUPLED SSN THROUGH A CUTOUT
The coupled SSN through the cutout can be expressed by the multiplication of the transfer impedance, Z2, and switching THE EFFECT OF PLANE RESONANCE AND SWITCHING current:
where Z,, is the transfer impedance between the SSN generating port and the observation port. /,.,,,c,,,nx is the switching current of noise generating chip. From (I), we suppose that the coupled SSN can he suppressed when Z?, has only low resonant peaks in the frequency range of concern as demonstrated in the section 11. Alternatively, the coupled noise can be reduced if the resonant frequencies of the cavity have no correlation with the switching current.
Consider test vehicle shown in Fig. 7 . The layer stack-up and the cross section of the test vehicle are the same with,those shown in Fig. I . The dimensions of it are 80 x 80 nun-, and cutout is made in the third (Ground) layer at the coordinates of x = 55 cm, and y = 40 cm with a 1 x 20 nun2 size. The chip shown in Fig. 7 which corresponds to chip1 in Fig. 1 is Texas Instruments 1:lO LVDS clock driver whose product number is CDCLVDI IO. Each of the nine pairs of the differential outputs is terminated to ground with 50 ohm chip-type resistance. One pair of the output was designed to be measured to check whether the chip is working properly. Bottom layer of test vehicle which corresponds to V2 in Fig. 1 supply 2 .5 V to the chip. There are two observation ports: one is at (70 mm, 40 nun) and the other is at (60 nun, 60 nun) which correspond to port locations as shown in Fig. 2(b) and Fig. 2(c) , respectively.
Once all the ten output differential pairs switch simultaneously, it generates SSN in the bottom cavity and the SSN will coupled to the neighboring cavity through the cutout. The coupled SSN was measured at the observation ports shown in Fig. 7 .
Anritsu MF1763B pulse pattern generator (PPG) was used to generate differential clock input of the chip. The coupled noise was measured using Tektronix TDS8OOOB digital sampling oscilloscope. To measure the noise voltage correctly, a high impedance probe has to be used. In our measurement, however, it is measured under 50 ohm impedance condition using a SMA connector for easy probing. We believe it is valid because 50 ohm is high enough compared with the transfer impedance, Z2,. First, we applied 900 h4Hz differential clock to the input connector &om PPG because it is (1, 0) mode resonant frequency of the test vehicle. Since the dimensions of the test vehicle are two times of those shown in Fig. 1 , the resonant frequencies are half of those shown in Fig. 4 . As can be seen in Fig. 8 , the coupled noise measured at (60 mm, 60 mm) is 5 mV, while it is 11 mV, at (70 mm, 40 mm).
The reduction of the coupled SSN results from optimal positioning method as discussed in the previous section. VAt, and l/At2 in Fig. 8 are 1.8 GHz and 900 MHz, respectively. We can observe that (2, 0) mode whose resonant frequency is 1 .S GHz, is dominant in Fig. S(a) because center-positioned chip suppress (I, 0) modal impedance as shown in Fig. (4) . In Fig. S(b), we can see periodical waveform whose dominant frequency is 900 MHz because of nonzero (1, 0) modal impedance although it is suppressed as shown in Fig. 4 . Fig. 9 shows the coupled SSN measured at (70 nun, 40 mm) when the chip switches at 700 MHz. The coupled noise reduced to 6.5 mV, . ( I , 0), and (2, 0) modal fkquencies shown in Fig. S(a) , don't appear in Fig. 9 because the switching currents don't have those frequency components such as 900 MHz or 1.8 GHz. From the results, we can conclude that the coupled noise can be suppressed by designing the dimensions of the cavity carefully so that the resonant frequencies of it are not related to the operating frequency of the SSN generating chip as well as using the optimal positioning method. Fig. 10 shows the coupled SSN when the test vehicle has no cutout in the ground layer. The observation point is (70 mm, 40 nun) and the chip switches at 900 MHz. The fluctuation is less than 2 mV which is much smaller than that shown in Fig.  8(a) . The skin depth of the copper plane is smaller than the metal thickness which results in preventing the SSN in the bottom cavity from penetrating into the neighboring cavity [5] . From the measured results shown in Fig. S(a) and Fig. 10 , we can realize that the coupled SSN through the cutout can be subs N. CONCLUSIONS In this paper, we describe the reduction methods of coupled SSN through the cutout. The suppression methods were successhlly demonstrated by both frequency and time domain analysis and measurement. The suppression was achieved by the suggested optimal positioning method and by changing switching frequency of the SSN generating chip. Once the operating frequency of the SSN generating chip is determined, we can design the size of plane cavity whose resonant frequencies are not related to the operating frequency of the chip.
